

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISS/ODNER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/657,139	09/09/2003	Shinji Ohuchi	KKH.039D2	1910
	7590 05/28/200 & WHITT PLLC	EXAMINER		
ONE FREEDO	M SQUARE		NGUYEN, DILINH P	
11951 FREEDO RESTON, VA	OM DRIVE SUITE 120 20190		ART UNIT	PAPER NUMBER
,			2893	
			MAIL DATE	DELIVERY MODE
			05/28/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
Office Action Summary	10/657,139	OHUCHI ET AL.				
Onice Action Summary	Examiner	Art Unit				
The MAIL INC DATE of this course should be seen	DILINH P. NGUYEN	2893				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be timularly and will expire SIX (6) MONTHS from cause the application to become ABANDONE!	J. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 16 Ag	<u>oril 2009</u> .					
2a) This action is <b>FINAL</b> . 2b) ☑ This	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
3) Since this application is in condition for allowar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>34-37,46 and 53-61</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>34-37,46 <i>and</i> 53-61</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a)⊠ All b)□ Some * c)□ None of:						
1. Certified copies of the priority documents have been received.						
<ul> <li>2. Certified copies of the priority documents have been received in Application No. <u>09/757,663</u>.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage</li> </ul>						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892)  Notice of Draftsperson's Patent Drawing Review (PTO-948)  Notice of Draftsperson's Patent Drawing Review (PTO-948)  Paper No(s)/Mail Date						
5) Information Disclosure Statement(s) (PTO/SB/08)  Notice of Informal Patent Application						
Paper No(s)/Mail Date 6)  Other:						

Application/Control Number: 10/657,139 Page 2

Art Unit: 2893

#### **DETAILED ACTION**

### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 5/12/09 has been entered.

## Response to Amendment

2. The amendment filed 3/31/09 is objected to under 35 U.S.C. 132(a) because it introduces new matter into the disclosure. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: the second semiconductor element has a thickness greater than a thickness of the first semiconductor element (claims 59 and 61).

Applicant is required to cancel the new matter in the reply to this Office Action.

## Claim Rejections - 35 USC § 112

- 3. The following is a quotation of the first paragraph of 35 U.S.C. 112:
  - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 4. Claims 59 and 61 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter

Art Unit: 2893

which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

The limitation of wherein said second semiconductor element has a thickness greater than a thickness of the first semiconductor element is not described in the specification.

## **Drawings**

5. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the second semiconductor element has a thickness greater than a thickness of the first semiconductor element (claims 59 and 61) must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an

Art Unit: 2893

application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

# Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 34, 37, 46, 53, 58-59 and 61 are rejected under 35 U.S.C. 103(a) as being unpatentable over Egawa (U.S. Pat. 6229215) in view of Buckley, III et al. (U.S. Pat. 5477082).

Regarding claim 34, Egawa et al. disclose a semiconductor device (figs. 1b and 4) comprising:

a BGA (ball grid array) type semiconductor device including a base plate 10 (fig. 1b) or a base plate 30 (fig. 4), a first semiconductor element 11 mounted on a frontside surface of the base plate 10, a first resin 13 (fig. 1b) that seals an upper surface of the first semiconductor element 11 and the frontside surface of the base plate 10, and a plurality of bumps 15 formed on a backside surface of the base plate that is opposite the frontside surface (figs. 1b or 4); and

a CSP (chip size packaged) type semiconductor device mounted on an area of the backside surface of the base plate of the BGA type semiconductor device which does not have the plurality of bumps formed thereon (fig. 4),

the CSP type semiconductor device having a second semiconductor element 17 which has main and back surface, and side surfaces between the main and back surfaces, and a plurality of terminals 18 which are formed on the main surface (fig. 4),

wherein the back surface and the entirety of the side surfaces of the second semiconductor element 17 are exposed (fig. 4),

the CSP type semiconductor device as mounted on the backside surface of the base plate 30 has a thickness less than a thickness of plurality of bumps 15 (figs. 1b and 4), and

wherein the CSP type semiconductor device has a second resin 19 that covers the main surface of the second semiconductor element 17 and side surfaces of the terminals 18, the first and second resins are separate from each other (fig. 1b);

Egawa et al. do not disclose a printed circuit board via the plurality of bumps.

However, Buckley, III et al. disclose a semiconductor device (cover fig.) comprising: a base plate 60 and a plurality of bumps 54 formed on the base plate 60, wherein the backside surface of the base plate 60 is mounted to a printed circuit board 52 (column 3, line 33) via the plurality of bumps 54 (cover fig.).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to form a printed circuit board is mounted to the backside surface of the base plate via the plurality of bumps as taught by Buckley, III et

al. into the device of Egawa et al. in order to provide a electrical connection for the plurality of bumps and different application for the semiconductor package (cover fig.).

Regarding claim 37, Egawa discloses that the CSP type semiconductor device is mounted on the BGA type semiconductor device so that a front surface of the CSP type semiconductor device faces the backside surface of the base plate 30 (fig. 4).

Regarding claim 46, Egawa et al. disclose that wherein the main surface of the second semiconductor element 17 faces the backside surface of the base plate 30 (fig. 4).

Regarding claim 53, Egawa et al. disclose a semiconductor device (figs. 1b and 4) comprising:

a BGA (ball grid array) type semiconductor device including a base plate 10 (fig. 1b) or a base plate 30 (fig. 4), a first semiconductor element 11 mounted on a frontside surface of the base plate 10 (fig. 1b), a first resin 13 (fig. 1b) that seals an upper surface of the first semiconductor element 11 and the frontside surface of the base plate 10 (fig. 1b), and a plurality of bumps 15 formed on a backside surface of the base plate 10 (fig. 1b) that is opposite the frontside surface (figs. 1b or 4); and

a CSP (chip size packaged) type semiconductor device mounted on an area of the backside surface of the base plate of the BGA type semiconductor device which does not have the plurality of bumps formed thereon (fig. 4),

the CSP type semiconductor device having a second semiconductor element 17 which has main and back surface, and side surfaces between the main and back surfaces, and a plurality of terminals 18 which are formed on the main surface (fig. 4),

wherein the back surface and the entirety of the side surfaces of the second semiconductor element 17 are exposed (fig. 4),

Page 7

wherein the main surface of the second semiconductor element 17 is sealed with a second resin 19 (fig. 1b), and portions of each of the plurality of terminals 18 are exposed from the second resin (a surfaces are connecting with the plate 10 that are exposed form the second resin), the first resin 22 and the second resin are separate from each other (fig. 1b) and

the CSP type semiconductor device as mounted on the backside surface of the base plate has a thickness less than a thickness of plurality of bumps 15 (figs. 1b and 4).

Egawa et al. do not disclose a printed circuit board via the plurality of bumps.

However, Buckley, III et al. disclose a semiconductor device (cover fig.) comprising: a base plate 60 and a plurality of bumps 54 formed on the base plate 60, wherein the backside surface of the base plate 60 is mounted to a printed circuit board 52 (column 3, line 33) via the plurality of bumps 54 (cover fig.).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to form a printed circuit board is mounted to the backside surface of the base plate via the plurality of bumps as taught by Buckley, III et al. into the device of Egawa et al. in order to provide a electrical connection for the plurality of bumps and different application for the semiconductor package (cover fig.).

Regarding claim 58, Egawa et al. disclose that wherein the BGA type semiconductor device and the CSP type semiconductor deice are individually manufactured.

Regarding claims 59 and 61, Egawa in view of Buckley, III et al. disclose the claimed invention except for the second semiconductor element has a thickness greater than a thickness of the first semiconductor element.

It would have been an obvious matter of design choice to form the second semiconductor element has a thickness greater than a thickness of the first semiconductor element since such a modification would have involved a mere change in the thickness of a component. A change in the thickness is generally recognized as being within the level of ordinary skill in the art. In re Rose, 105 USPQ 237 (CCPA 1955).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have the second semiconductor element has a thickness greater than a thickness of the first semiconductor element in Egawa as modified by Buckley, III et al. for assuring in quality and reliability of the semiconductor element to the base plate.

8. Claims 35-36 and 54-56 are rejected under 35 U.S.C. 103(a) as being unpatentable over Egawa (U.S. Pat. 6229215) in view of Buckley, III et al. (U.S. Pat. 5477082) as applied to claims 34 and 53 above, and further in view of Lin et al. (U.S. 5239198).

Page 9

Regarding claims 35 and 54, as discussed in details above, Egawa and Buckley, III et al. substantially disclose all the limitations as claimed above except for a plurality of conductive portions on the backside surface of the base plate, the second semiconductor device further comprising a plurality of conductive members, each of which is located between a corresponding one of the plurality of conductive portions and the portion of a corresponding one of the plurality of terminals.

However, Lin et al. disclose a semiconductor device comprising: a plurality of conductive portions 42 (fig. 5, column 6, lines 33-34) on the backside surface of the base plate 12, the semiconductor device further comprising a plurality of conductive members 16, each of which is located between a corresponding one of the plurality of conductive portions and the portion of a corresponding one of the plurality of terminals 51 (fig. 6).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Egawa and Buckley, III et al. by having a plurality of conductive portions on the backside surface of the base plate, the semiconductor device further comprising a plurality of conductive members, each of which is located between a corresponding one of the plurality of conductive portions and the portion of a corresponding one of the plurality of terminals as taught by Lin et al., such a plurality of conductive portions and conductive members would provide external electrical connections to the device (fig. 6).

Regarding claim 36, Egawa et al. disclose that wherein the plurality of terminals 18 of the CSP type semiconductor device 17 are coupled to the wiring patterns via solder joints (fig. 4, column 5, lines 35-41).

Regarding claim 55, Lin et al. disclose that the conductive members 16 are not sealed with the first and second resin (fig. 6).

Regarding claim 56, Line et al. disclose that the conductive portions 42 are solder (column 6, lines 33-34).

9. Claims 57 and 60 are rejected under 35 U.S.C. 103(a) as being unpatentable over Egawa (U.S. Pat. 6229215) in view of Buckley, III et al. (U.S. Pat. 5477082) as applied to claims 34 and 53 above, and further in view of Inaba et al. (U.S. 6,166,443).

Regarding claims 57 and 60, as discussed in details above, Egawa and Buckley, III et al. substantially disclose all the limitations as claimed above except for the size of the first semiconductor element is smaller than a size of the second semiconductor element.

However, Inaba et al. disclose a semiconductor device (cover fig.) comprising:

a BGA type semiconductor device including a first semiconductor element 23

mounted on a frontside surface of the base plate 22; a CSP type semiconductor device

having a second semiconductor element 24 mounted on the backside surface of the

base plate 22; wherein a size of the first semiconductor element 23 of the BGA type

semiconductor device is smaller than a size of the second semiconductor element 24 of

the CSP type semiconductor device (cover fig.).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have the size of the first semiconductor element is smaller than a size of the second semiconductor element, as taught by Inaba et al., in order to enhance the structural strength for the CSP to the base plate.

## Response to Arguments

Claims 34-37, 46 and 53-61 had been amended. Please see the rejection regarding the currently amended claims 34-37, 46 and 53-61 above.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DILINH P. NGUYEN whose telephone number is (571) 272-1712. The examiner can normally be reached on 9:00 AM - 6:30 PM (Monday-Thursday).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Davienne Monbleau can be reached on (571) 272-1945. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Application/Control Number: 10/657,139 Page 12

Art Unit: 2893

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

DLN

5/22/09

/Davienne Monbleau/ Supervisory Patent Examiner, Art Unit 2893